THE INSTITUTION
OF ELECTRICAL
ENGINEERS

IEE

IEE PROCEEDINGS-G

Electronic Circuits and Systems

Vol. 134, 1987

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

IEE Proceedings Part G

Electronic Circuits and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom.
Publishing Department: PO Box 8, Southgate House, Stevenage, Herts. SG1 1HQ, United Kingdom

Volume 134 1987 UK ISSN 0143–7089

HONORARY EDITORS

Dr. D.G. Haigh (*formerly of Imperial College, London*)
M.J. Withers (*ERA Technology Ltd., Surrey*)

Pages in issues of *IEE Proceedings Part G*, 1987

Pages	Issue No.	Date
1–56	1	February
57–116	2	April
117–148	3	June
149–208	4	August
209–248	5	October
249–296	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright Act 1956, part 1, section 7, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by the UK Board of Trade Regulations (Statutory Instruments, 1957, no. 868), no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

An IEE licensing arrangement exists whereby organisations entering into an agreement are legally entitled to make up to twenty copies of an IEE paper or article.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $2.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0143–7089/87 $2.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling change of 50p per page, which covers the cost of surface mail (airmail extra). The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 01 240 1871; telex: 261176 IEELDN G; facsimile: 01 240 7735

The IEE is not as a body responsible for the opinions expressed by individual authors.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1987. The Institution of Electrical Engineers

Secretary of the IEE: H.H.W. Losty, D.Eng., F.Eng.
Managing Editor: Bernard Dunkley; *Assistant Editor:* Mike Kew
Graphics Manager: Maurice Partridge; *Marketing Manager:* Alan Baldwin

Typeset by: Santype International Ltd., Salisbury, Wilts., United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

ABBREVIATIONS

p paper, address or lecture
d discussion on a paper
a abstract of paper or address
e errata

IEE Proceedings Part G
Electronic Circuits and Systems
Vol. 134, 1987

Author index

A

Abuelma'atti, M.T., and Almansoury, W.A. Active-multiphase oscillators p292
Abuelma'atti, M.T., and Almansoury, W.A. Identification of two-amplifier active-*R* sinusoidal oscillators p137
Ahmadi, M., Ramachandran, V., and Gargour, C.S. see Ramachandran, V.
Al-Kabbani, A.S.S., and Bowron, P. Large-signal frequency responses of 2nd-order filters containing multiple amplifiers p229
Alexakis, G.E., Theofanous, N.G., Tsitomeneas, S.T., and Arapoyianni, A.T. see Theofanous, N.G.
Almansoury, W.A., and Abuelma'atti, M.T. see Abuelma'atti, M.T.
Arapoyianni, A.T., Theofanous, N.G., Tsitomeneas, S.T., and Alexakis, G.E. see Theofanous, N.G.
Aravena, J.L., and Porter, W.A. Recursive forms of optimal multidimensional filters p132

B

Barros, M.de P., and Lind, L.F. Generalised maximally flat approximation p225 e284
Bermadez, J.G.M., and Bhattacharyya, B.B. Optimisation of parasitic insensitive switched capacitor biquads p265
Bhattacharyya, B.B., and Bermadez, J.G.M. see Bermadez, J.G.M.
Bhattacharyya, B.B., and Rathore, T.S. see Rathore, T.S.
Bowron, P., and Al-Kabbani, A.S.S. see Al-Kabbani, A.S.S.
Bracho, S., and Cagigal, N.P. see Cagigal, N.P.

C

Cagigal, N.P., and Bracho, S. BILBO registers with nonlinear feedback p205
Chan, C.L., and Kwan, H.K. see Kwan, H.K.
Chang, F.R., Shieh, L.S., and Coleman, N.P. Synthesis of voltage matrix fraction descriptions with cascade or parallel active *RC* networks p95
Charalambous, C., and Khreishi, H. Minimax design of one-dimensional recursive digital filters of a given approximation type: a closed form approach p38
Chen, L.G., Lee, J.Y., and Wang, J.F. Hierarchical functional verification for cell-based design styles p103
Chen, S.-H., Wang, C.-L., and Wei, C.-H. see Wang, C.-L.
Chit, N.N., and Mason, J.S. see Mason, J.S.
Cichocki, A., and Unbehauen, R. Simplified analysis of arbitrary switched-capacitor networks p45
Coleman, N.P., Chang, F.R., and Shieh, L.S. see Chang, F.R.

E

Evans, W.A. Sine-wave synthesis using Walsh functions p1

F

Filanovsky, I.M. Oscillators with amplitude control by restoration of capacitor initial conditions p31
Fülöp, T., and Montecchi, E. Switched-capacitor ladder filters with offset-insensitive time-continuous-feedback integrators p259

G

Gargour, C.S., Ramachandran, V., and Ahmadi, M. see Ramachandran, V.
Geiger, R.L., Xuexiang, Cai, and Sánchez-Sinencio, E. see Xuexiang, Cai
Georgiev, V.I., and Stantchev, K.P. Method for analysis of switched capacitor networks containing operational amplifiers with finite DC gain and bandwidth p141
Gobovic, D., and Zaghloul, M.E. see Zaghloul, M.E.

H

Hatzopoulos, A.A., and Kontoleon, J.M. Efficient fault diagnosis in analogue circuits using a branch decomposition approach p149
Hoekstra, J. Junction charge-coupled devices for bit-level systolic arrays p194
Holt, A.G.J., Towers, P.J., and Pajayakrit, A. see Towers, P.J.

J

Jamal, H. Operational-amplifier-free active SC simulation of *LC* ladders based on BBD principle p111
Jen, Chein-Wei, Jou, Shyh-Jye, Shen, Wen-Zen, and Lee, Chung-Len see Jou, Shyh-Jye
Jocić, A., Milić, L., and Kamšek, U. see Milić, L.
Jones, I.W., and Spence, R. Cost reduction of Monte Carlo yield estimates p249
Jou, Shyh-Jye, Shen, Wen-Zen, Jen, Chein-Wei, and Lee, Chung-Len Simulatable timing model for MOS logic circuit p276

K

Kamšek, U., Milić, L., and Jocić, A. see Milić, L.
Kanellakis, A.J., and Theodorou, N.J. Simple sufficient test for stability of 2-dimensional recursive digital filters p246 e284
Khreishi, H., and Charalambous, C. see Charalambous, C.
Kontoleon, J.M., and Hatzopoulos, A.A. see Hatzopoulos, A.A.
Kouvaras, N., and Tambourakis, H. Realisation of nonrecursive delta-modulation filters using look-up tables p127
Kwan, H.K., and Chan, C.L. Multidimensional spherically symmetric recursive digital filter design satisfying prescribed magnitude and constant group delay responses p187

L

Lee, Chung-Len, Jou, Shyh-Jye, Shen, Wen-Zen, and Jen, Chein-Wei see Jou, Shyh-Jye
Lee, J.Y., Chen, L.G., and Wang, J.F. see Chen, L.G.
Lidgey, F.J., and Toumazou, C. see Toumazou, C.
Lind, L.F., and Barros, M.de P. see Barros, M.de P.
Liu, T., and Zurada, J.M. see Zurada, J.M.

M

Mason, J.S., and Chit, N.N. New approach to the design of FIR digital filters p167
Milić, L. On the tolerances of filter bank characteristics p294
Milić, L., Kamšek, U., and Jocić, A. Analysis of filter bank transfer functions p23
Montecchi, E., and Fülöp, T. see Fülöp, T.

N

Nandi, R. Novel floating negative immittance convertor p236
Narraway, J.J. Probability machines and shift-register sequence segmentation p209

P

Pajayakrit, A., Towers, P.J., and Holt, A.G.J. see Towers, P.J.
Porter, W.A., and Aravena, J.L. see Aravena, J.L.

R

Rakovich, B.D. Method of designing doubly terminated lossy ladder filters with increased element tolerances p285
Ramachandran, V., Gargour, C.S., and Ahmadi, M. Cascade realisation of the irrational immittance $s^{1/2}$ d55
Rathore, T.S., and Bhattacharyya, B.B. Systematic approach to the time multiplexing of stray-insensitive SC networks p83

S

Sánchez-Sinencio, E., Xuexiang, Cai, and Geiger, R.L. see Xuexiang, Cai
Senani, R. Network transformations for incorporating nonideal simulated immittances in the design of active filters and oscillators p158
Shen, Wen-Zen, Jou, Shyh-Jye, Jen, Chein-Wei, and Lee, Chung-Len see Jou, Shyh-Jye
Shieh, L.S., Chang, F.R., and Coleman, N.P. see Chang, F.R.
Siuzdak, J. Phase detector performance in the presence of harmonic distortion p239
Spence, R., and Jones, I.W. see Jones, I.W.
Stantchev, K.P., and Georgiev, V.I. see Georgiev, V.I.
Stasiński, R. Prime factor DFT algorithms for new small-*N* DFT modules p117

T

Tambourakis, H., and Kouvaras, N. see Kouvaras, N.
Theodorou, N.J., and Kanellakis, A.J. see Kanellakis, A.J.
Theofanous, N.G., Tsitomeneas, S.T., Alexakis, G.E., and Arapoyianni, A.T. Improved high-voltage push-pull amplifier using DMOS power FETs p67
Toumazou, C., and Lidgey, F.J. Wide-band precision rectification p7
Towers, P.J., Pajayakrit, A., and Holt, A.G.J. Cascadable NMOS VLSI circuit for implementing a fast convolver using the Fermat number transform p57
Tsitomeneas, S.T., Theofanous, N.G., Alexakis, G.E., and Arapoyianni, A.T. see Theofanous, N.G.

U

Unbehauen, R., and Cichocki, A. see Cichocki, A.

V

Visser, J.S. Realisation of irrational immittances containing a square root d55 e94

W

Wang, C.-L., Wei, C.-H., and Chen, S.-H. Efficient bit-level systolic array for the linear discriminant function classifier p216
Wang, J.F., Chen, L.G., and Lee, J.Y. see Chen, L.G.
Wei, C.-H., Wang, C.-L., and Chen, S.-H. see Wang, C.-L.

X

Xuexiang, Cai, Sánchez-Sinencio, E., and Geiger, R.L. Pole-zero pairing strategies for cascaded switched-capacitor filters p199

Y

Yeh, H.-G., and Yeh, H.-Y. Implementation of the discrete Fourier transform on 2-dimensional systolic processors p181 e215
Yeh, H.-Y., and Yeh, H.-G. see Yeh, H.-G.

Z

Zaghloul, M.E., and Gobovic, D. Single-fault diagnosis of nonlinear resistive networks p16 e110
Zurada, J.M., and Liu, T. Delay estimate in a capacitively loaded URC line p243

Subject index

ACTIVE NETWORKS

Active- multiphase oscillators. M.T. Abuelma'atti and W.A. Almansoury p292

ALGORITHMS

Implementation of the discrete Fourier transform on 2-dimensional systolic processors. H.-G. Yeh and H.-Y. Yeh p181 e215
Prime factor DFT algorithms for new small-*N* DFT modules. R. Stasiński p117
Single-fault diagnosis of nonlinear resistive networks. M.E. Zaghloul and D. Gobovic p16 e110

AMPLIFIERS

Identification of two-amplifier active-*R* sinusoidal oscillators. M.T. Abuelma'atti and W.A. Almansoury p137
Improved high-voltage push-pull amplifier using DMOS power FETs. N.G. Theofanous, S.T. Tsitomeneas, G.E. Alexakis and A.T. Arapoyianni p67
Large-signal frequency responses of 2nd-order filters containing multiple amplifiers. A.S.S. Al-Kabbani and P. Bowron p229
Method for analysis of switched capacitor networks containing operational amplifiers with finite DC gain and bandwidth. V.I. Georgiev and K.P. Stantchev p141
Wide-band precision rectification. C. Toumazou and F.J. Lidgey p7

ANALOGUE FILTERS

Analysis of filter bank transfer functions. L. Milić, U. Kamšek and A. Jocić p23
Network transformations for incorporating nonideal simulated immittances in the design of active filters and oscillators. R. Senani p158
On the tolerances of filter bank characteristics. L. Milić p294

ARRAY PROCESSING

Efficient bit-level systolic array for the linear discriminant function classifier. C.-L. Wang, C.-H. Wei and S.-H. Chen p216
Implementation of the discrete Fourier transform on 2-dimensional systolic processors. H.-G. Yeh and H.-Y. Yeh p181 e215
Junction charge-coupled devices for bit-level systolic arrays. J. Hoekstra p194

CHARGE-COUPLED DEVICES

Junction charge-coupled devices for bit-level systolic arrays. J. Hoekstra p194

CIRCUIT THEORY AND DESIGN

Cascadable NMOS VLSI circuit for implementing a fast convolver using the Fermat number transform. P.J. Towers, A. Pajayakrit and A.G.J. Holt p57
Cascade realisation of the irrational immittance $s^{1/2}$. V. Ramachandran, C.S. Gargour and M. Ahmadi d55
Cost reduction of Monte Carlo yield estimates. I.W. Jones and R. Spence p249
Efficient bit-level systolic array for the linear discriminant function classifier. C.-L. Wang, C.-H. Wei and S.-H. Chen p216
Efficient fault diagnosis in analogue circuits using a branch decomposition approach. A.A. Hatzopoulos and J.M. Kontoleon p149
Hierarchical functional verification for cell-based design styles. L.G. Chen, J.Y. Lee and J.F. Wang p103
Identification of two-amplifier active-*R* sinusoidal oscillators. M.T. Abuelma'atti and W.A. Almansoury p137
Improved high-voltage push-pull amplifier using DMOS power FETs. N.G. Theofanous, S.T. Tsitomeneas, G.E. Alexakis and A.T. Arapoyianni p67
Method of designing doubly terminated lossy ladder filters with increased element tolerances. B.D. Rakovich p285
Minimax design of one-dimensional recursive digital filters of a given approximation type: a closed form approach. C. Charalambous and H. Khreishi p38
Multidimensional spherically symmetric recursive digital filter design satisfying prescribed magnitude and constant group delay responses. H.K. Kwan and C.L. Chan p187
Network transformations for incorporating nonideal simulated immittances in the design of active filters and oscillators. R. Senani p158
New approach to the design of FIR digital filters. J.S. Mason and N.N. Chit p167
Novel floating negative immittance convertor. R. Nandi p236
Oscillators with amplitude control by restoration of capacitor initial conditions. I.M. Filanovsky p31
Simplified analysis of arbitrary switched-capacitor networks. A. Cichocki and R. Unbehauen p45
Synthesis of voltage matrix fraction descriptions with cascade or parallel active *RC* networks. F.R. Chang, L.S. Shieh and N.P. Coleman p95
Wide-band precision rectification. C. Toumazou and F.J. Lidgey p7

COMPUTER SIMULATION

Simulatable timing model for MOS logic circuit. Shyh-Jye Jou, Wen-Zen Shen, Chein-Wei Jen and Chung-Len Lee p276
Sine-wave synthesis using Walsh functions. W.A. Evans p1

COMPUTER-AIDED DESIGN

Simulatable timing model for MOS logic circuit. Shyh-Jye Jou, Wen-Zen Shen, Chein-Wei Jen and Chung-Len Lee p276

CONVERTORS

Novel floating negative immittance convertor. R. Nandi p236
Wide-band precision rectification. C. Toumazou and F.J. Lidgey p7

DELAY LINES

Delay estimate in a capacitively loaded URC line. J.M. Zurada and T. Liu p243

DESIGN

Analysis of filter bank transfer functions. L. Milić, U. Kamšek and A. Jocić p23
Optimisation of parasitic insensitive switched capacitor biquads. J.G.M. Bermadez and B.B. Bhattacharyya p265

DETECTION

Phase detector performance in the presence of harmonic distortion. J. Siuzdak p239

DIGITAL CIRCUITS

BILBO registers with nonlinear feedback. N.P. Cagigal and Prof.S. Bracho p205

DIGITAL FILTERS

Minimax design of one-dimensional recursive digital filters of a given approximation type: a closed form approach. C. Charalambous and H. Khreishi p38
Multidimensional spherically symmetric recursive digital filter design satisfying prescribed magnitude and constant group delay responses. H.K. Kwan and C.L. Chan p187
New approach to the design of FIR digital filters. J.S. Mason and N.N. Chit p167
Recursive forms of optimal multidimensional filters. J.L. Aravena and W.A. Porter p132
Simple sufficient test for stability of 2-dimensional recursive digital filters. A.J. Kanellakis and N.J. Theodorou p246 e284

ERRORS AND ERROR ANALYSIS

Phase detector performance in the presence of harmonic distortion. J. Siuzdak p239

FAULT DETECTION

Efficient fault diagnosis in analogue circuits using a branch decomposition approach. A.A. Hatzopoulos and J.M. Kontoleon p149
Single-fault diagnosis of nonlinear resistive networks. M.E. Zaghloul and D. Gobovic p16 e110

FAULT LOCATION

Efficient fault diagnosis in analogue circuits using a branch decomposition approach. A.A. Hatzopoulos and J.M. Kontoleon p149
Single-fault diagnosis of nonlinear resistive networks. M.E. Zaghloul and D. Gobovic p16 e110

FEEDBACK

BILBO registers with nonlinear feedback. N.P. Cagigal and S. Bracho p205
Switched-capacitor ladder filters with offset-insensitive time-continuous-feedback integrators. T. Fülöp and E. Montecchi p259

FILTERS AND FILTERING

Analysis of filter bank transfer functions. L. Milić, U. Kamšek and A. Jocić p23
Generalised maximally flat approximation. M.de P. Barros and L.F. Lind p225
Large-signal frequency responses of 2nd-order filters containing multiple amplifiers. A.S.S. Al-Kabbani and P. Bowron p229
Method for analysis of switched capacitor networks containing operational amplifiers with finite DC gain and bandwidth. V.I. Georgiev and K.P. Stantchev p141
Method of designing doubly terminated lossy ladder filters with increased element tolerances. B.D. Rakovich p285
Multidimensional spherically symmetric recursive digital filter design satisfying prescribed magnitude and constant group delay responses. H.K. Kwan and C.L. Chan p187
Network transformations for incorporating nonideal simulated immittances in the design of active filters and oscillators. R. Senani p158
New approach to the design of FIR digital filters. J.S. Mason and N.N. Chit p167
On the tolerances of filter bank characteristics. L. Milić p294
Pole-zero pairing strategies for cascaded switched-capacitor filters. Cai Xuexiang, E. Sánchez-Sinencio and R.L. Geiger p199
Realisation of nonrecursive delta-modulation filters using look-up tables. N. Kouvaras and H. Tambourakis p127
Recursive forms of optimal multidimensional filters. J.L. Aravena and W.A. Porter p132
Simple sufficient test for stability of 2-dimensional recursive digital filters. A.J. Kanellakis and N.J. Theodorou p246 e284

INTEGRATED CIRCUITS

Cost reduction of Monte Carlo yield estimates. I.W. Jones and R. Spence p249
Hierarchical functional verification for cell-based design styles. L.G. Chen, J.Y. Lee and J.F. Wang p103
Operational-amplifier-free active SC simulation of *LC* ladders based on BBD principle. H. Jamal p111
Probability machines and shift-register sequence sementation. J.J. Narraway p209

LOGIC

BILBO registers with nonlinear feedback. N.P. Cagigal and S. Bracho p205
Junction charge-coupled devices for bit-level systolic arrays. J. Hoekstra p194
Simulatable timing model for MOS logic circuit. Shyh-Jye Jou, Wen-Zen Shen, Chein-Wei Jen and Chung-Len Lee p276

MATHEMATICAL TECHNIQUES

Cascadable NMOS VLSI circuit for implementing a fast convolver using the Fermat number transform. P.J. Towers, A. Pajayakrit and A.G.J. Holt p57
Efficient bit-level systolic array for the linear discriminant function classifier. C.-L. Wang, C.-H. Wei and S.-H. Chen p216

Generalised maximally flat approximation. M.de P. Barros and L.F. Lind p225
Implementation of the discrete Fourier transform on 2-dimensional systolic processors. H.-G. Yeh and H.-Y. Yeh p181 e215
Multidimensional spherically symmetric recursive digital filter design satisfying prescribed magnitude and constant group delay responses. H.K. Kwan and C.L. Chan p187
Pole-zero pairing strategies for cascaded switched-capacitor filters. Cai Xuexiang, E. Sánchez-Sinencio and R.L. Geiger p199
Prime factor DFT algorithms for new small-*N* DFT modules. R. Stasiński p117
Probability machines and shift-register sequence sementation. J.J. Narraway p209

MATRIX ALGEBRA

Synthesis of voltage matrix fraction descriptions with cascade or parallel active *RC* networks. F.R. Chang, L.S. Shieh and N.P. Coleman p95

MEASUREMENT AND MEASURING

Phase detector performance in the presence of harmonic distortion. J. Siuzdak p239

MICROPROCESSORS

Implementation of the discrete Fourier transform on 2-dimensional systolic processors. H.-G. Yeh and H.-Y. Yeh p181 e215

MODULATION

Realisation of nonrecursive delta-modulation filters using look-up tables. N. Kouvaras and H. Tambourakis p127

NETWORKS

Cascade realisation of the irrational immittance $s^{1/2}$. V. Ramachandran, C.S. Gargour and M. Ahmadi d55
Method for analysis of switched capacitor networks containing operational amplifiers with finite DC gain and bandwidth. V.I. Georgiev and K.P. Stantchev p141
Optimisation of parasitic insensitive switched capacitor biquads. J.G.M. Bermadez and B.B. Bhattacharyya p265
Simplified analysis of arbitrary switched-capacitor networks. A. Cichocki and R. Unbehauen p45
Synthesis of voltage matrix fraction descriptions with cascade or parallel active *RC* networks. F.R. Chang, L.S. Shieh and N.P. Coleman p95
Systematic approach to the time multiplexing of stray-insensitive SC networks. T.S. Rathore and B.B. Bhattacharyya p83

NONLINEAR SYSTEMS

BILBO registers with nonlinear feedback. N.P. Cagigal and S. Bracho p205
Large-signal frequency responses of 2nd-order filters containing multiple amplifiers. A.S.S. Al-Kabbani and P. Bowron p229
Single-fault diagnosis of nonlinear resistive networks. M.E. Zaghloul and D. Gobovic p16 e110

NUMERICAL ANALYSIS

Large-signal frequency responses of 2nd-order filters containing multiple amplifiers. A.S.S. Al-Kabbani and P. Bowron p229

OPTIMISATION

Optimisation of parasitic insensitive switched capacitor biquads. J.G.M. Bermadez and B.B. Bhattacharyya p265

OSCILLATORS

Active- multiphase oscillators. M.T. Abuelma'atti and W.A. Almansoury p292
Identification of two-amplifier active-*R* sinusoidal oscillators. M.T. Abuelma'atti and W.A. Almansoury p137
Network transformations for incorporating nonideal simulated immittances in the design of active filters and oscillators. R. Senani p158
Oscillators with amplitude control by restoration of capacitor initial conditions. I.M. Filanovsky p31

PATTERN RECOGNITION

Efficient bit-level systolic array for the linear discriminant function classifier. C.-L. Wang, C.-H. Wei and S.-H. Chen p216

POLES AND ZEROS

Pole-zero pairing strategies for cascaded switched-capacitor filters. Cai Xuexiang, E. Sánchez-Sinencio and R.L. Geiger p199

POLYNOMIALS

Simple sufficient test for stability of 2-dimensional recursive digital filters. A.J. Kanellakis and N.J. Theodorou p246

POWER CONVERSION

Wide-band precision rectification. C. Toumazou and F.J. Lidgey p7

RELIABILITY

Efficient fault diagnosis in analogue circuits using a branch decomposition approach. A.A. Hatzopoulos and J.M. Kontoleon p149

SEMICONDUCTOR DEVICES AND MATERIALS

Junction charge-coupled devices for bit-level systolic arrays. J. Hoekstra p194

SIGNAL PROCESSING

Prime factor DFT algorithms for new small-*N* DFT modules. R. Stasiński p117
Probability machines and shift-register sequence sementation. J.J. Narraway p209
Realisation of nonrecursive delta-modulation filters using look-up tables. N. Kouvaras and H. Tambourakis p127
Recursive forms of optimal multidimensional filters. J.L. Aravena and W.A. Porter p132
Sine-wave synthesis using Walsh functions. W.A. Evans p1

SIMULATION

Cost reduction of Monte Carlo yield estimates. I.W. Jones and R. Spence p249
Operational-amplifier-free active SC simulation of *LC* ladders based on BBD principle. H. Jamal p111
Simulatable timing model for MOS logic circuit. Shyh-Jye Jou, Wen-Zen Shen, Chein-Wei Jen and Chung-Len Lee p276
Sine-wave synthesis using Walsh functions. W.A. Evans p1

STABILITY

Simple sufficient test for stability of 2-dimensional recursive digital filters. A.J. Kanellakis and N.J. Theodorou p246

SWITCHED CAPACITOR FILTERS

Method for analysis of switched capacitor networks containing operational amplifiers with finite DC gain and bandwidth. V.I. Georgiev and K.P. Stantchev p141
Operational-amplifier-free active SC simulation of *LC* ladders based on BBD principle. H. Jamal p111
Pole-zero pairing strategies for cascaded switched-capacitor filters. Cai Xuexiang, E. Sánchez-Sinencio and R.L. Geiger p199
Simplified analysis of arbitrary switched-capacitor networks. A. Cichocki and R. Unbehauen p45
Switched-capacitor ladder filters with offset-insensitive time-continuous-feedback integrators. T. Fülöp and E. Montecchi p259
Systematic approach to the time multiplexing of stray-insensitive SC networks. T.S. Rathore and B.B. Bhattacharyya p83

TOLERANCE ANALYSIS

On the tolerances of filter bank characteristics. L. Milić p294

TRANSISTORS

Improved high-voltage push-pull amplifier using DMOS power FETs. N.G. Theofanous, S.T. Tsitomeneas, G.E. Alexakis and A.T. Arapoyianni p67

VERY LARGE SCALE INTEGRATION

Cascadable NMOS VLSI circuit for implementing a fast convolver using the Fermat number transform. P.J. Towers, A. Pajayakrit and A.G.J. Holt p57
Delay estimate in a capacitively loaded URC line. J.M. Zurada and T. Liu p243
Hierarchical functional verification for cell-based design styles. L.G. Chen, J.Y. Lee and J.F. Wang p103